International Microwave and Optoelectronics Conference (IMOC) 2007 October 29 – November 1, 2007 Salvador, Bahia, Brasil

Half Day Tutorial Workshop

TITLE: Advanced Topics in RF MEMS

DATE: October 29, 2007


TIME: 2 – 6 PM

ORGANIZER: Sergio Pacheco, Freescale Semiconductor

DESCRIPTION: RF MEMS technology has rapidly evolved and matured over the last decade. More than 60 companies are currently involved in RF MEMS development with around 25% shipping commercial products or samples to customers. According to industry projections, by 2009, the RF MEMS market will break the \$1 billion barrier. This workshop will present the latest advancements on the development of such RF MEMS devices and systems. Potential presentations will include discussions regarding the burgeoning RF MEMS market, issues in modeling and design of RF MEMS devices, the use of RF MEMS to facilitate reconfigurable systems, and how such systems will impact consumer/wireless electronics.


SPEAKERS / TOPICS:

- Scott Barker (University of Virginia, United States) Distributed MEMS Transmission Lines for Reconfigurable Circuits
- Marcelo Pisani (University of Pennsylvania, United States) Piezoelectric RF MEMS Resonators, Filters and Switches
- Julio Costa (RFMD, United States) RF-MEMS Wafer Level Packaging
- Robert Plana (CNRS-LAAS, France) Multiphysics Issues in RF MEMS Modelling and Design
- Art Morris (Wispry, United States) Multi-band and Multi-mode RF MEMS Architectures and Front-Ends



Motivations

- Tuning microwave amplifier characteristics
- Highly integrated intelligent real time adaptable RF front-ends systems
- Highly integrated microwave/millimeter-wave circuits
- Reconfigurable wireless and satellite communication systems
- On wafer noise or load-pull measurement systems




low loss, small size, very low power consumption and high linearity tunable matching network is needed



IMOC 2007 - Salvador


Outline

- Minimal contact RF-MEMS varactors
- Distributed MEMS transmission line (DMTL) tunable doubleslug matching network-design
- DMTL tunable matching network-measurements
- Conclusions






Mechanical Modeling







$$k = k_{bending} + k_{stretching}$$


$$k = 2Ew\left(\frac{t}{l}\right)^{3} + 2\frac{Ewt(\sqrt{h^{2} + l^{2}} - l)}{l\sqrt{h^{2} + l^{2}}} = 2Ew\left(\frac{t}{l}\right)^{3} + Ewt\frac{(g_{0} - g)^{2}}{l^{3}}$$





IMOC 2007 - Salvador

Fabricated design parameters


w	40 μm	L	300 μm
t_2	4 μm	t_1	0.5 μm
$h_{ m up}$	2.5 μm	$h_{ m down}$	0.4 μm
w_1	5 μm	w_2	25 μm
w_3	10 μm	l_2	77 μm








SEM-Distributed Transmission Line





■ University of Virginia

IMOC 2007 - Salvador


Outline


- Minimal contact RF-MEMS varactors
- Distributed MEMS transmission line (DMTL) tunable doubleslug matching network-design
- DMTL tunable matching network-measurements
- Conclusions

MUNIVERSITY & VIRGINIA

IMOC 2007 - Salvador

What is a Double-Slug Tuner?





MUNIVERSITY of VIRGINIA


$$VSWR_{\max} = \left(\frac{Z_u}{Z_d}\right)^4$$

$$\left| \Gamma_{l,\text{max}} \right| = \frac{VSWR_{\text{max}} - 1}{VSWR_{\text{max}} + 1}$$

$$\left(\theta_1 + \theta_2\right)_{\text{max}} = 270^{\circ}$$


Z_u=50
$$\Omega$$
, Z_d=25 Ω \Rightarrow VSWR_{max}=16:1
 $\Gamma_{l,max}$ =0.8824 \Rightarrow Z_L=3 to 800 Ω
IMOC 2007 - Salvador


Limited Bandwidth for Fixed Length Slugs




MUNIVERSITY & VIRGINIA

Distributed MEMS Transmission Lines CPW transmission $Z_u = \frac{90^{\circ}}{Z_u} = \frac{90^{\circ}}{Z_u} = \frac{90^{\circ}}{Z_u} = \frac{90^{\circ}}{Z_u} = \frac{90^{\circ}}{Z_u} = \frac{1}{\sqrt{L_i(C_i + C_b/s)}}$ $Z_o = \sqrt{\frac{L_i}{C_i}} = \frac{1}{\sqrt{L_i(C_i + C_b/s)}}$ IMOC 2007 - Salvador







DMTL Double-Slug Tuner Design Equations

Beam spacing

Total # of beams

Total length

$$s = \frac{1}{n_{90}} \left[\frac{1}{4} \left(\underbrace{\frac{\lambda_o}{\sqrt{\varepsilon_{r,eff}}} \frac{Z_d}{Z_o}}_{\lambda} \right) \right]$$

$$\frac{\lambda_o}{\sqrt{\varepsilon_{r,eff}}} \frac{Z_d}{Z_o}$$
 $N = n_{90} \left(3 \frac{Z_u}{Z_d} + 2 \right)$

$$l = s \cdot N$$

low-impedance section

Capacitance ratio

$$C_r = \frac{\frac{1}{Z_d^2} - \frac{1}{Z_o^2}}{\frac{1}{Z_u^2} - \frac{1}{Z_o^2}}$$

University of Virginia

IMOC 2007 - Salvador

Fabricated Design Parameters

CPW Parameters

substrate	quartz ($\varepsilon_{\rm r} = 3.78$)
dimensions	100/100/100 μm
Z_{o}	96 Ω
$\varepsilon_{\rm r,eff}$	2.39


Double-Slug Design

design frequency	10 GHz	# of beams in 90°	10
Total # of beams	80	beam spacing (s)	126 μm
C _{bu}	18 fF	$Z_{\mathfrak{u}}$	50 Ω
C_{bd}	87 fF	Z_{d}	25.6 Ω
C _r	4.8	VSWR _{max}	14.4

MUNIVERSITY of VIRGINIA

IMOC 2007 - Salvador

DMTL Circuit Model




- Z_o is the unloaded impedance
- $\bullet\,L_b$ and R_b are the bridge inductance and resistance.
- C_d is the MEMS bridge capacitance when it is in the down state, and C_u is the up-state MEMS bridge capacitance.
- •s is the switch spacing and A is attenuation of the unloaded line.



IMOC 2007 - Salvador

Linear Simulation of DMTL Tuner








Outline


- Minimal contact RF-MEMS varactors
- Distributed MEMS transmission line (DMTL) tunable doubleslug matching network-design
- DMTL tunable matching network-measurements
- Conclusions


MUNIVERSITY & VIRGINIA

















Conclusions

- Development of a novel minimal contact RF-MEMS varactor
 - Capacitance ratio control and measured C_r=2.5~5
 - No intimate contact between dielectric layer and RF-MEMS beam resulting in no charging and reduced stiction
 - Development of accurate fabrication process for defining standoffs
- Development of DMTL tunable matching network
 - Low loss biasing design
 - Very uniform coverage of Smith Chart over a broad operation bandwidth extending from 10 GHz to 50 GHz
 - Tradeoffs for loss and instantaneous bandwidth
 - Very good performance of the fabricated device measured from 8-30GHz



Piezoelectric RF MEMS Resonators, Filters and Switches

Dr. Marcelo Pisani Prof. Gianluca Piazza

Penn Micro and Nanosystems Group

Department of Electrical and Systems Engineering, University of Pennsylvania, Philadelphia, PA


{pisanimb, piazza} @seas.upenn.edu


Penn

Outline

- Motivation
- Piezoelectric AIN Technology Overview
- AIN Contour-Mode Resonators
- AIN Contour-Mode Filters
- Piezo-actuated RF Switches
- MEMS-Based RF Front-Ends
- Conclusions

₩ Penn





Piezoelectric AIN RF-MEMS Technology Overview

Renn Penn

AIN Film Properties

Optimal Properties of AIN:

- · Very high sound velocity
- Very low permittivity
- High Resistivity

Renn Penn


- Good dielectric strength
- Compatibility with IC manufacturing

Property	AIN	ZnO	PZT
Sound Velocity ([km/s])	11.4	5.35	4.5
Piezo coefficient (d ₃₁) [pC/N])	~2	~4	~100
Permittivity (ε ₃)	(0)	10	~1000
Resistivity ([Ωcm])	1013	10 ⁷	10 ⁹
Dielectric Strengthness ([kV/mm])	20	10	100
K _{t31} ² [%]	2.5	2.5	8-12




Technology Overview


- Piezoelectric AIN films available in production environments (state of the art DC sputtering tools)
- Use of contour-mode resonators permits the fabrication of arrays of piezoelectric microresonators with different frequencies on a single chip
- Demonstrated **low motional resistance** that enables direct interface with 50 Ω systems






Penn










VHF and UHF Resonators


- Contour-mode resonators in the VHF and UHF range are the basic building blocks that will enable the co-fabrication of oscillators and filters in a single chip
- Design Goals:
 - Multiple frequencies on same wafer
 - Small R_x
 - Small size
 - High-Q
 - Co-design with switches and other passives: piezo-based RF-MEMS technology platform


Penn















Fabrication Process





- (a) LPCVD deposition of LSN, Pt patterning by lift-off and AIN sputter deposition
- (b) Open contact by wet etch in H3PO4
- (c) Deposition of top Al electrode and dry etch in Cl2
- (d) CI₂-based dry etching of AIN resonant structure and dry release in XeF₂
- 4-mask, potentially post-CMOS compatible (T_{max}< 400 ℃) fabrication process
- LSN used for improved isolation; patterning of bottom Pt electrode reduces parasitics
- AIN is anisotropically etched in Cl₂-based plasma
- Novel isotropic XeF2-based Si etch release AIN structures

Penn


Aluminum Nitride Processing

- Cl₂-based dry etching yields fairly straight sidewalls
- Hard mask is made out of LTO deposited on top of Al / Pt layer protected
- Etch rate depends on degree of crystallinity of AIN (~150 nm/min). Oxide etch rate is about 60 nm/min
- XeF₂ release selectively removes LSN and Silicon without attacking the resonator body







Fabricated Devices




- Circular rings with average diameter of ~200 μm are suspended in air by 3 to 20 μm wide anchors
- Planar structures: Stress in AIN films is controlled to be below 200 MPa




















Key Advantages


- Frequency is set by lithography step:
 - Multiple frequencies on the same silicon substrate
 - 10 x less sensitive to thickness variations than FBARs
 - High accuracy/yield (1,000 ppm) can be achieved lithographically up to 4 GHz
- High Q in air
- Matching to 50 Ω possible


































Monolithic Filters Alternating layers of 9 reflectors high and low acoustical impedance are used to set the filter bandwidth High and low acoustic impedance layers are realized by simply depositing thick Pt on Frequency AIN, therefore lowering λ/2 resonators tether the intrinsically high acoustic impedance of AIN Alternating high- and low-acoustical impedance $\lambda/4$ reflectors Penn



Piezo-electric RF MEMS Switches Renn



Actuation Mechanisms


	Electrostatic	Piezoelectric	Thermal	Magnetic
Actuation Voltage (V)	20 – 80	3 – 20	3 – 5	3 – 5
Switching Time (µs)	1 – 200	5 – 500	300 – 10000	300 – 1000
Static Power (mW)	0	0	0 – 250	0 – 100

Desirable switch features:


- High Forces (> 100 μN)
- High Stiffness(> 100 N/m)
- Low Actuation Voltage (< 10 V)
- High Reliability (>10⁸ 10¹² cycles)
- Simple and robust fabrication process: clean release process, reliable contact, compatibility with CMOS fabrication




Penn



MEMS-Based RF Front-Ends: A Microsystems Approach





Conclusions

- Introduced a new class of piezoelectric contourmode vibrating MEMS
- Demonstrated high Q and low motional resistance resonators up to GHz
- Demonstrated Oscillators based on contour-mode devices
- Demonstrated Electrically and Mechanically Coupled Filters
- Switch actuation and design in good progress: demonstrated actuation
- All piezo-based RF-MEMS platform and signal processor



Future Research Directions

- Understanding of Ultimate Loss Mechanisms and Improvement of Resonator Q (Q > 5,000 expected)
- Temperature compensation (From -25 ppm/℃ Down to -0.25 ppm/℃)
- Direct Matching to 50 Ω RF Systems
- Co-Integration with CMOS and Packaging
- Design and Fabrication of RF Micromechanical Processors

Renn_

Acknowledgements

- Funding Agencies:
 - DARPA / MTO (ASP, S&T)
 - NSF / NBIC
 - IBM, Nortel
- Research Group:
 - Prof. Gianluca Piazza, Dr. Rashed Mahameed
- PhD Students: Nipun Sinha, Chengjie Zuo, Carlos Perez
- University of California Berkeley (BSAC, Prof. Albert Pisano)
- Tegal Corporation
- Harmonic Devices, Inc. (Philip Stephanou and Justin Black)







lonevwell




Thank you for your attention!

 Penn Micro and Nanosystems Group: http://www.seas.upenn.edu/~piazza










RF-MEMS WAFER LEVEL PACKAGING

Julio Costa
7628 Thorndike Road, Greensboro NC USA
icosta@rfmd.com










First, let's define WLP

- WAFER LEVEL PACKAGING (WLP)
 - Refers to a packaging approach where all of the MEMS devices on the wafer are sealed / packaged AT THE SAME TIME, and then singulated into individual units.







Traditional (non-WLP) MEMS packaging approaches:



CERAMIC PACKAGES



INDIVIDUAL LID BONDING



MEMS WLP WORKSHOP

INTRODUCTION

- Why Wafer-Level-Packaging?
 - Packaging of a MEMS device : allows for assembly of MEMS, guarantees specs/lifetime of MEMS component.
 - MEMS Devices such as RF switches / resonators MUST be encapsulated in hermetic or near-hermetic conditions. Specs/lifetime determine HOW hermetic.
 - Hermetic: means that moisture/atmosphere will not penetrate package and that environment inside package will not degrade or leak out.
 - Easiest approach is to seal in ceramic package under a controlled atmosphere. Problem: VERY EXPENSIVE!
 - Wafer-Level-Packaging (WLP) is inexpensive but DIFFICULT! It is often as hard or harder than making the MEMS device itself. Don't forget this!
 - Packaging needs to be engineered DURING the development of MEMS technology, not after.



......


IQC

Switch Packaging Approaches (Known Efforts)



MEMS WLP WORKSHOP

Conventional (Chip-in-box) (<10%)
Dice ⇒ release ⇒ package or
Dice ⇒ package ⇒ release
Ceramic / Metal package




Thin-film Encapsulation (<10%)
Thin-film bubble, cap ⇒
Release through holes ⇒


Seal ⇒ Dice


Wafer Bonding (> 80%)
Release ⇒
Bond cap wafer ⇒ Dice
Metal eutectic or Glass frit seal

Approaches

AFRL Sensors WPAFB May 03 john.ebel@wpafb.af.mil







RF-MEMS Packaging Requirements

MEMS WLP WORKSHOP

 Ideal WLP environment depends on what MEMS device it is supposed to protect

CONTACT SWITCH ~760 Torr, inert gas (must prevent corrosion of contact region) no free ions (to prevent actuator voltage spiking) no impurities left in cavity -> lifetime of contact

CAPACITIVE SWITCH ~760 Torr

> no free ions (to prevent actuator voltage spiking) generally less susceptible to damage than contact

RESONATORS ~100-900mTorr

Gethering metals in WLP to maintain vacuum over lifetime of part

Strict hermeticity requirements or resonant


frequencies may drift with time

MEMS WLP WORKSHOP

CON's


RF-MEMS Packaging Requirements

- Flip Chip Bumping: RF systems trending towards much more complex and integrated systems, requiring bumping of the different system die, including RF MEMS devices!
- WLP approach in this case must be no taller than 25-50mm!



• Two distinct approaches:

Wafer-Bonding / Transfer



PRO's

- · Easier to implement
- · Easy to add desired atmosphere

Wafer-Level-Packaging Approaches

- · Mid-to-low cost
- Tall height requirement · Requires wafer-to-wafer alignment / bonding
- · Difficult to implement with bumping strategy

Thin-Film Encapsulation



PRO's


CON's

- · Low processing cost
- · Ideal for vacuum environment
- · Lowest height requirement
- · Ideal for applications requiring millions of switches
- · Most difficult to engineer
- · Sacrificial material critical
- · Lid not very strong, must control entire assembly operation or it will fail
- · Hard to seal with atm.

MEMS WLP WORKSHOP


WLP Processes: U of Michigan


*** If your technology won't work here, then it won't be used in cellular applications!







- · CPW line on glass wafer.
- Silicon cap wafer (1000 Ω-cm).
- · Oxide interlayer.
- · Gold-to-gold thermo-compresssion
- Bonding (360°C, 200 N, 30 min)




















MEMS WLP WORKSHOP


Released switch under nitride cap Nitrio

IMOC US AIR FORCE (Jack Ebel)

Nitride cap partially removed showing released switch

MEMS WLP WORKSHOP






ITAR (2005)

MEMS WLP WORKSHOP



- Unless you can afford expensive ceramic packages, packaging is an integral part of engineering the MEMS device.
- Bonded-wafer capping approaches (w/ metal/dielectric/solder etc) bonding methods are in wide use in MEMS switches.
 <u>Issue</u>: larger size, tall height requirements, mid-level cost. But if it works for you, this is the most straight forward path.
- Thin-film encapsulation suits capacitive switches better than contact switches. By far the cheapest method, and also the only one which yields truly miniaturized MEMS devices. But also the hardest approach of all methods. Tricky to seal under anything but vacuum.
- This is a fluid R&D area. RF MEMS are actually <u>just now</u> coming into the market. There is time for your great novel packaging idea to be a success....But don't wait too long!



Multi-Physic issues for RF MEMS Simulation and Design Robert PLANA

- Agenda
 - Introduction
 - MEMS process simulation
 - Developement of new test set for material and process characterization
 - Contact simulation
 - EM-Thermal simulation
 - Conclusive remarks




OK

Introduction

- RF MEMS has demonstrated attractive performance
- Technology based on Electromechanical and electrothermal coupling
- Need to have materials properties (thin films essentially)
- Need to perform Multi-physic simulation
- Simulation as a tool for process and device optimization


CAS LAAS

Measurement technique	Test structure	Material	Properties	Loading	Deformation
Wafer curvature	Full wafer	All*	σ	****	Profiler
Cantilever curvature	Cantilever	Au	$\Delta\sigma$, σ^{**}	****	Optical profiler
Nano indentation	Full wafer	SiNx , Au ,Cu	Ε,σ	Nano indentor	Nano indentor
Ponctual loading	Bridge	Au	Ε,σ	Nano indentor	Nano indentor
Ponetual loading	Membrane	SiNx , Au	Ε, σ, σ,	Nano indentor	Nano indentor
Bulge test	Membrane	SiNx , Au	Ε,σ,σ,	Pressure	Optical profiler
Vibrometry	Bridge	Au,PZT	Ε,σ	Piezoelectric	Optical profiler
Vibrometry	Membrane	Au, PZT	Ε,σ	Piezoelectric	Optical profiler
Electrostatic actuation	n Cantilever	Au o	E(T),σ	Voltage	Optical profiler
Electrostatic actuation	n Bridge	Au, PZT	E(T),σ	Voltage	Optical profiler
) + -1,00 - 1,00 - 4,00 - 1	60,00 588 60,00 Egg 555 50,00 S 555 50,00 S 400 60,00	- 5-000 - 5-000 - 5-000	0.016 0.014 0.012 0.012 0.010 0.000	V=05-07a + 0,0009 R ² =0,5969
10 50 30 40 50 60 70 80 90 100 110 170			Displacement Into Surface (n		50 W*2 100



PONCTUAL LOADING OF COLD RRIDGES

The Analytical model: Cte evaluation with numerical parametric model




cte1 = 13,4 + /-4% (Perfect anchorage : cte1 = 16) cte2 = 4,11 + /-5% (Perfect anchorage : cte2 = 4)



Stiffness measurement of different bridge lenght

 $K . L (1/L^2)$ → slope ∝ E $K . L^3 (L^2)$ → slope ∝ σ







EPSILON, CNES Collaboration

Karim Yacine

5









LGMT Collaboration

Karim Yacine


VIDDOMETDY (Cold mombrons)

Simplified analytical formulation (for squared membrane):

LGMT, EPSILON, CNES Collaboration





Analytical constant



LAAS


Karim Yacine






of RF MEMS process

Mechanical operation of MEMS are highly dependant upon stresses and geometry and their couplings at end of process








Xavier Chauffleur




HIGH ISOLATION OF CAPACITIVE SWITCE

Good contact between dielectric on CPW lines and Bridge


⇒ Bridge shape







Packaging process simulation



Materials characterization for very low voltage actuator

Material characteristics	value	method	instrument
			AFM
		Full sheet	d33 meter
	d31	cantilever	Fogale
Strain coefficients			AFM
		Full sheet	d33 meter
	d33	cantilever	Fogale
Dielectric constant		Full sheet	MIM capacitor
Electrical conductivity		Full sheet	
Residual Stress		Full sheet	Fogale
		Full sheet	Nano-Indenter
Hardness		Bridge	Nano-Indenter
		Full sheet	Nano-Indenter
Young modulus	E	Bridge	Nano-Indenter



14

Basic design rules for the capacitor plate

•Dielectric materials {AIN; PZT}

•Capacitance tunable range : 0.5...20 pF

•Determination of the gap (capacitance ratio)

•Determination of the area (maximum capacitance value)


$$d_{gap} = (\tau - 1) \frac{d_k}{\varepsilon_k}$$

$$A = \frac{d_k C_{max}}{\varepsilon_0 \varepsilon_k}$$

$$\epsilon_0 = \frac{1}{\varepsilon_0} \frac{d_k}{\varepsilon_0}$$

	AIN	PZT	
Thickness [µm]	0.2	0.2	
Permittivity	10	100	
Gap size [μm]	0.8	0.08	
Area [μm x μm]	215x215	70x70	


Actuator & Capacitor Overview







Actuator & Capacitor Overview...2






17

19


Actuator & Capacitor Overview...3






18

Actuator & Capacitor Overview...4






This capacitor plate structure was simulated on both softwares and the results were within 1% of error which is acceptable but COMSOL showed rapidity 10 times more than ANSYS.





Software	COMSOL	ANSYS	ANSYS
Mesh size (µm)	10	5	1.25
Max Von Mises stress (MPa)	129	73	123
Max deflection (µm)	0.8165	0.793	0.821
Calculation time (seconds)	22	33	690




Hikmat Achkar









Problem: RF Induced Heat

- ✓ Increasing working frequency (mm and µm-wave range) fi
- ✓ Needs of high RF power levels (beyond 5W) $P_{RF}t$
- ✓ Downscaling into μ- and n-meter range (IC technology) 1

$$\Rightarrow Q \propto \frac{1}{(l \downarrow)^2} (f \uparrow P_{RF} \uparrow)^{\frac{1}{2}} \Rightarrow (Q \uparrow)^3 \quad \text{Heat (power losses by Joule effect)}$$


$$\frac{1}{may increases by power 3}$$

- Use of material (BCB) with poor thermal properties impedes dissipation
 - \Rightarrow High temperature rise $\Delta T \uparrow$



■ Mechanical compliant structures (MEMS)

⇒ Mechanical deformations



BCB

Silicon

MEMS Cantilever



25

27

Motivations

Power handling RF MEMS systems NEED


<u>Concurrent</u> Electromagnetic – Thermal – Mechanical Design (<u>Co-design</u>)


Define a multiphysics numerical environment for the Electromagnetic – Thermal – Mechanical modeling is strongly demanded in order to carry out analysis and optimization (before the fabrication with enormous time and costs saving)




26

Electro-Thermo-Mechanical Analysis






CASTAA



Thermal Modeling by e-physics:

Thermal transient over 0.5sec: OFF-STATE @ 24GHz and 6 W Input Power



The scales are different for better representation




30

Mechanical Deformation Modeling

by e-physics
OFF-STATE @ 24GHz and 6 W Input Power

The displacement computed with e-physiscs are mapped back to HFSS for a re-simulation



Original (->---) Deformed (-o--o-)

General Consideration and Co-design

High RF power level (above 5W) in RF-MEMS device based on excellent structuring and electrical material, but with very low thermal conductivity (as BCB) may yields hot spot at temperature above the technological tolerable limits and serious (thermo mechanical) side effects.

TWO possible solutions (re-designs) are here considered:

- √ Thermal drain (via)
- ✓ Current density reduction (smoothing the distribution)


In both cases the electromagnetic and mechanical performances are effected, therefore concurrent design (co-design) approach is needed.





Re-design: Improving Thermal Drain

Thermal Via through BCB



$$\Delta T = T_2 - T_1 = Q \frac{R}{4}$$

M/horo

Q is the heat flow through the layer

 $\rm T_2$ is the top object temperature


T₁ is the bulk silicon temperature (considered constant)

A area of the via

R is the thermal square resistance given by

$$R = \frac{t}{k}$$
 [m²K/W]

K is the thermal conductivity (k_{BCB}=0.29 W/mK)



Si-via must have 2.13 times the cross-section area than gold ones in order to drain the same amount of heat.




the via area should be:

33

35

Re-design: ImprovingThermal Drain Effect of thermal drain on the electromagnetic performances.

Use of Au via is preferred to Silicon ones (due to high losses 2000Ω cm⁻¹)





Orig. (BLUE); Au-via (RED); Si-via (MAG)



34

Re-design: Thermal Modeling Results






CASTAAS

Re-design: Current Density Distribution


Layout Re-designed in order to reduce the Current density and therefore the induced heat (enlargement of CPW dimensions)



LAAS

Experimental Validation by IR Camera

Temperature mapping at (Steady-state) 10GHz and 6 W



The pixel size is 20x20µm² and the membrane shape contour is marked in black




Conclusive remarks

- > Material characterization is essential for MEMS process understanding
- Process simulation can help to optimize process flow for future industrialization
- Multi-physic simulations efficient tool for contact simulation
- > Contact simulations as a tool for Physic of Failure simulation
- A complete electro-thermo-mechanical modeling chain (based on commercial software -Ansoft Corp.) has been presented and tested on RF MEMS switches
- Low thermal conductivity structuring materials (BCB) impedes the heat drain and yields hot spot temperatures above 500°C (CPW signal line) and above 300°C on suspended parts (bridge) for working RF power above 5W (@ 24GHz).
- > Two possible approaches have been proposed in order to avoid critical temperature rises:
 - > Increasing of thermal drain by introducing thermal via through the BCB
 - > Decreasing of the current density distribution
- > These approaches have been successful validated. The hot spot temperature has been reduced down to 64°C for the Si via and 101°C for the gold one (for 6W @24GHz).
- > Thermal numerical results have been validated by IR camera with agreement within 10%
- The presented modeling environment plays a crucial role in analysis and optimization of integrated MEMS devices into power handling RF front-end



37





Agenda

- Motivation
- Types of RF-MEMS
- Approaches to System Solutions
- Required Sub-systems and Components

MFMS Solutions Q&A 29 October 2007 art.morris@wispry.com IMOC2007 Workshop

Two Related Key Opportunities


- Performance at the Bleeding Edge
 - Radar and Communication
 - Directionality and Frequency Control
 - ◆ Agile front ends for software-defined radio (SDR)
 - Adaptability
 - Utilize any available spectrum
 - Dynamically optimize performance
- Optimum Integration for the Masses
 - Multi-band handsets with smaller, lower-cost RFE
 - Multi-national products reduce inventory issues
 - Increase economies of scale through adaptability
 - Improve coverage and battery life
 - "Future-proofing"





29 October 2007


art.morris@wispry.com

IMOC2007 Workshop









Increasing Radio Complexity

- Proliferation of new Standards and new Frequency Bands
 - Each Additional Band has its own Filter
 - Each New Standard has its own Unique Filter Requirements
- 3G Phones (CDMA & WCDMA)
 - Require Additional Costly Duplexer
 - Increased Loss, Lower Sensitivity, Lower Battery Life
- 'Diversity Receive' and MIMO Systems use Multiple Radios
 - ◆ Each with its own RF Chain
 - Each Requiring Additional Filters, Switches, etc.
- Actives and Passives Proliferate!




29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

Challenge -> Opportunity

- Communications Designers Challenged to Provide More (Features, Bandwidth, Talk Time, Range, Interoperability, Adaptability, ...) with Less (Development Time, Power, Size, Cost, ...)
- Digital Integration proceeds apace but Lack of RF Integration (Capability) Limits Scaling



Example Cell Phone

Total Board = 30 cm^2


RF Section = 13 cm^2 (44% and rising)




29 October 2007

art.morris@wispry.com

IMOC2007 Workshop





Hardware Needed to Fulfill Vision

- Highly Linear Selective Elements
- Tunable and/or Reconfigurable
 - Antenna
 - Duplexing (TDD or FDD)
 - Front-end filter
 - Power Amplifier
 - Harmonic Filter
 - ♣ LNA
 - VCO
 - Mixer
 - → IF filter
 - Matching Network



29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

Technological Options - Integration

- Discretes
 - Highest performance
 - Mostly for Mil/Aero
- SIP
 - High Performance
 - Make optimum monolithic choices for yield
 - ↑ MCM and Chip Stacking
 - Package Passives (LTCC, etc.)
- SOC
 - Lowest Cost only if functions are stacked
 - Performance Penalty
 - Yield Challenge
 - ◆ Interference Issues



29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

Technological Options - Devices

- Semiconductors
 - Mature industry with long track record
 - Always advancing
 - Still a long way to go in performance and linearity
- Ferroelectrics
 - Linearity and stability still an open question
 - Monolithic integration with control not yet feasible
- MEMS
 - Highly linear
 - Performance superb
 - Monolithically integratable
 - ◆ Not yet proven in high volume




29 October 2007

art.morris@wispry.com

IMOC2007 Workshop


15

MEMS – Micro-machining Transmission Lines Inductors Maintain 50Ω at small dimensions L > 14 nHWith losses < 1dB/cm at 10 GHz Q up to 100 at 2 GHz Membrane Supported Lines Two high-resistivity (100> Si yeafers 1.5 jun felos



MEMS - Resonators & Filters

Thin-film Bulk



RF up to 7.5 GHz Q > 1000


Agilent and Infineon shipping FBAR/BAW-based SAW-replacement filters.



29 October 2007

art.morris@wispry.com

Flexural Mode




IF above 90 MHz & Q > 7000 RF above 1GHz & Q > 10000

Discera shipping oscillators stabilized with IF resonators. SiTime shipping resonators.

IMOC2007 Workshop

17



Key Challenges for RF-MEMS

- Why are RF-MEMS not already in widespread use?
 - ◆ MEMS dominate accelerometer and projection display markets
- Cost
 - Hermetic sealing and packaging
 - Size and complexity of overall solution added passives
 - ↑ Integration barriers individual device is rarely cost-effective
 - Insufficient foundry volumes in specialized processes for narrow applications
- Reliability
 - Design/process specific issues
 - ◆ Temperature stability
 - Reliability validation difficult without acceleration mechanisms
- Control
 - High voltage or current requirements
 - Switching time slower than solid-state
 - Limited DC-RF isolation



29 October 2007


art.morris@wispry.com

IMOC2007 Workshop

19

Which MEMS-enabled Radio?

- Component Replacement
 - Performance
- Separate FDD and TDD Chains
 - ◆ Performance
 - ◆ Area
 - ◆ Cost
 - ◆ BOM
- Single Chain
 - ◆ Optimum
 - Requires fast tuning



 \bullet Sequence/Mixture of above or maybe something else entirely?!



29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

Tunable vs. Reconfigurable

Continuously Tunable	Reconfigurable
Lower Element Precision	High Precision Required
Temperature Sensitive	Less Temperature Sensitive
Closed Loop Control Req.	Open Loop Possible
Lower Q's	Higher Q's
Fewer Elements	More Elements
RF Voltage Sensitivity	High Linearity
Variable Drive	Single Voltage Required
Analog Control	Digital Control

art.morris@wispry.com

wiSpry Technology Platform

- High-performance switchable capacitors integrated on ...
- 8" high-voltage CMOS supply/control protected with ...
- Thin-film wafer level sealing *flip-chipped onto ...*
- High O integrated passive substrates to create ...
- Reconfigurable RF components and modules
- Comprehensive integration roadmap
 - * RFCMOS, SiGe, switches
- Addressing Broad Range of Market Applications
 - * Extensive Reuse of Proven Components
 - Achieve Manufacturing Economies of Scale
- Stable predictable settings over temperature
- High DC-RF isolation
 - ◆ Dense packing of multiple devices
 - Series RF elements



29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

22

Thin-film Wafer-Level Encapsulation

Lower Cost

· Cavity packaging expensive

29 October 2007

- Higher yield
- Standard backend processing for bumping, thinning and dicing

Easier Integration

- MCM
- · Flip-chip
- Monolithic

Longer Life

- · Sealed in fab clean room
- · Controlled atmosphere

Higher Performance

- Controlled Impedance
- · Chip-on-board, etc.

29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

23


21





IMOC2007 Workshop


Switch Die S-parameters 2.4GHz 1.5mm 0.0 Low-Loss -0.1-0.2(dB) Loss -30.0 Return Loss Loss -40.0 Isolation -0.5-50.0 Insertion -60.0 -70.0 -80.0--80.0 -90.0-**High-Isolation** -0.7-0.8-0.9-1.0 -100.0 0.0 5.0 10.0 15.0 20.0 25.0 30.0 Frequency (GHz) Non-deembedded results! 29 October 2007 IMOC2007 Workshop 24




















Tunable Antennas

- Low Loss and Highly Linear Tunable RF ICs Enable Antennas with:
 - ◆ Tunability over at least one octave
 - Sub-band Operation
 - Pre-select and spur suppression
 - Impact on Antenna Volume (space) & Efficiency by enabling:
 - Smaller Volume & Same Efficiency or
 - Same Volume & Higher Efficiency
 - Fairly Omni-directional Patterns
 - Well-Matched
 - VSWR < 1.5:1 over passband



29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

33

Tunable Antenna Tradeoffs

- Benefits
 - ◆ Smaller size
 - Reduced interference
 - ◆ Adaptive
 - ◆ Lower loss
 - ◆ Improved match
 - Higher sensitivity
 - Pattern breadth
 - Pattern stability

- Challenges
 - ◆ Precision
 - ◆ Stability
 - Control
 - Linearity
 - + Cost
 - FDD instantaneous bandwidth
 - Multi-mode simultaneous operation
 - Tuning Speed



29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

34

Performance of Small Antennas

- Chu-Harrington Resonant bandwidth
 - ♠ Minimum Q ≈ η / (ka)³ for electrically small antenna
 - a is radius of sphere enclosing antenna
 - Multiple resonances required to expand bandwidth
 - Size and performance compromise
- Radiation Efficiency Losses
 - ◆ Smaller antenna increases current density
 - High loading can double resistive losses
 - Tuning device finite Q further degrades efficiency
- Gain Pattern Control
 - Radiation pattern simpler for small antennas

wi Spry

29 October 2007

art.morris@wispry.com

IMOC2007 Workshop

35

Tuned PCB Patch PIFA


- PIFA planar inverted F antenna
- 5mm x 10mm patch
- 62mil Rogers RO4350
 - ♠ 1.5 oz copper
- MEMS capacitor bank
 - ★ Tunable from 1.0 16.0 pF 16 pF
 - ★ ESR < 0.1 ohm</p>
 - ◆ SRF > 10 GHz
- > octave coverage
 - ♦ Center frequency from 0.8 2.5 GHz
 - ◆ Instantaneous BW from 0.38 5.8 MHz
 - Radiation efficiency w/ untuned feed 10-57%
 - Limited by copper losses, not by capacitor Q
 - Antenna design improvement ongoing



29 October 2007


art.morris@wispry.com


IMOC20



1 p







Summary

- System Needs are Pressing
 - Additional Modes and Bands
 - More Spatial and Frequency Agility Requirements
 - ♦ Cost, Size and Power Constraints tighten
- RF-MEMS provides outstanding performance and agility
 - ◆ Optimum system implementation TBD
- Low cost overall solution is key
 - Wafer-level chip-scale packaging
 - ↑ True relay -> No off-chip components required for DC-RF Isolation
 - Multi-product Process that drives Integration and Aggregates Volume
- High reliability achieved
 - DFM Methodology Integrated with RF IC Flow
 - ♠ Proven to > 10⁹ cycles
- Control issues resolved
 - Monolithic integration of generation and digital control interface
 - Speed sufficient for most commercial applications
- MEMS are ready for prime-time in RF front-ends!



29 October 2007 art.morris@wispry.com IMOC2007 Workshop

